Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

instaciating the same architecture twice gives different results

Hello everybody! I'm trying(!) to implement 2 OFDM transmitters in an Stratix III FPGA. I have one VHDL design for the transmitter. When I instanciate the design twice in the FPGA one of them w...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

I faced similar problem in that a proven company legacy design didn't work consistently in my hands.

It turned out to be due to flaky reset plan. The best way was to apply a different reset sequencer.

Apart from timing, make sure you power up corectly(check don't care setting). Use signaltap to check outputs as well.