Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorinout wire logic, quartus15.1, error
Using Quartus 15.1 I have the following issue, when I'm using this construction - inout wire logic [31:0] SIG1; - it is working correctly, but when I define logic [31:0] in typedef into ...
Altera_ForumHonored Contributor
Honored ContributorHello putnik47,
Sorry for very late reply. By creating myAltera account, you can generate service request. This way you would be in direct touch with Altera's representative. Visit following : https://www.altera.com/mal-all/mal-signin.html?resource=%2fcontent%2faltera-www%2fglobal%2fen_us%2findex%2fmyaltera%2fmal-home.html&$login$=%24%24login%24%24 (https://www.altera.com/mal-all/mal-signin.html?resource=%2fcontent%2faltera-www%2fglobal%2fen_us%2findex%2fmyaltera%2fmal-home.html&$login$=%24%24login%24%24) Cheers, Bhaumik
