Forum Discussion
Altera_Forum
Honored Contributor
10 years agoinout wire logic, quartus15.1, error
Using Quartus 15.1 I have the following issue, when I'm using this construction - inout wire logic [31:0] SIG1; - it is working correctly, but when I define logic [31:0] in typedef into ...
Altera_Forum
Honored Contributor
10 years agoThis seems like a support issue for Quartus.