Inferring DSP pre-adders and post-adders in VHDL

Hello, I have isolated my problem in a very simple piece of code: entity pruebas is port( a, b : in unsigned(26 downto 0); b : in unsigned(7 downto 0); res : out unsigned(53 dow...