Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

inferred latches in state machine \ general VHDL

hi all the state machine below is part of a windowing function. It all builds OK, but I get a lot of.. Warning (10631): VHDL Process Statement warning at window.vhd(103): inferring latch(e...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

You should avoid latches. If you have to keep a value then use clocked register for that.

In your case you can add default statement at start e.g.

packet_index <= '1'; -- default

case state is

......