Altera_Forum
Honored Contributor
12 years agoInduced delay
I have just started learning how to use VHDL and Quartus and I use it for a Cyclone II FPGA. I need to write a code , which makes my Output High after a fixed time interval , 60 seconds for exa...