Incorrect FPGA speed grade in "Stratix 10 external memory interfaces" IP core (Quartus Prime Pro 17.1)

Hi, at the end of the synthesis of a design based on a Stratix 10 GX Development kit I get the critical warnings in the figure. The speed grade defined in the IP is the wrong one. I'm facing the e...