Import VHDL package in (System)Verilog design

Hello, Here is my problem : I have a package which is written in VHDL. I would like to import it in my SystemVerilog design. In Modelsim, I would simply compile the VHDL file with a special flag ...