Forum Discussion
Altera_Forum
Honored Contributor
13 years agoPlease raise an Enhancement Request of altera for this Feature. You can do it in Verilog and Xilinx have no problems with it for verilog or VHDL - its very annoying Altera dont support it!