Forum Discussion
Vicky1
Regular Contributor
7 years agoHi Cameron,
Please follow the VHDL syntax,
Replace the single quote(' ') with double quotes(" ") since bit_vector literal is an array of bits & that should be enclosed in double quotes.
Regards,
Vikas