Forum Discussion
Altera_Forum
Honored Contributor
13 years agoi do not know how long of my algorithm running in FPGA, so i afraid that i am not fast enough send data through ethernet before one clock cycle finish
i do not know how long of my algorithm running in FPGA, so i afraid that i am not fast enough send data through ethernet before one clock cycle finish