Forum Discussion
Altera_Forum
Honored Contributor
9 years ago --- Quote Start --- the code above cannot be synthesised as it contains a wait statement, which are used in simukation only. --- Quote End --- That wasnt the request - the OP wanted VHDL. KJ Posted Legal VHDL.