Forum Discussion

New Contributor

6 years ago

I migrated an Arria 10 SoC project from 18.1 to 19.3. HPS DDR4 is in banks 2K and 2J. The RZQ is in Bank 2I. This was allowed before as Early IO Release is not being used. Is there an INI for the old behavior?

I know that the preference is for the RZQ to be with the rest of the signals and on newer PCBs we've moved it but I still need to build for this board. Which release changed this rule?

FawazJ_Altera

Frequent Contributor

6 years ago

Hello,

Kindly check the workaround in this link below:

https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base/emif/2018/are-there-any-placement-restrictions-for-the-intel-stratix-10-hp.html

Please let me know if this could help to fix the issue.

Thank you

Forum Discussion

I migrated an Arria 10 SoC project from 18.1 to 19.3. HPS DDR4 is in banks 2K and 2J. The RZQ is in Bank 2I. This was allowed before as Early IO Release is not being used. Is there an INI for the old behavior?

Recent Discussions

starting to learn FPGAs

qsys-generate outputs Info as Error

Timing analysis - long combinational path

Quartus Prime Lite 25.1 License Error - "Unable to checkout a license" (SALT_LICENSE_SERVER)

Regarding the issue of UFM not starting