Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

I got error because of not proper use of std_logic and bit, please help me in solving

---------------------------------------------------------------------------------- -- Company: -- Engineer: -- -- Create Date: 15:16:54 02/14/2011 -- Design Name: -- ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

You can just use the to_stdlogicvector/to_stdlogic/to_bitvector/to_bit functions in the std_logic_1164 library.

The numeric_std library has sra and sla functions for unsigned and signed types, that you can convert to and from integer.

signal s : signed(7 downto 0);

....

s <= s sra 5;

i <= to_integer(s);