Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

I got error because of not proper use of std_logic and bit, please help me in solving

---------------------------------------------------------------------------------- -- Company: -- Engineer: -- -- Create Date: 15:16:54 02/14/2011 -- Design Name: -- ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

You might want to try using the numeric_std package. That has signed and unsigned types that support sla and sra, and you can convert them to std_logic_vector.