Altera_ForumHonored Contributor15 years agoI got error because of not proper use of std_logic and bit, please help me in solving ---------------------------------------------------------------------------------- -- Company: -- Engineer: -- -- Create Date: 15:16:54 02/14/2011 -- Design Name: -- ...Show More
Recent DiscussionsSSLC Login Issue – "You need to enroll" loop after OTP verificationflexlm errorQuesta Sim on Windows - linking to external LIBSolvedFree Licence for Max+PlusIIQuartus crashes on long carry chain in Agilex 5 FPGAs