I don't want to infer a RAM

I have a design that has been timing clean and stable for a while. When I make a simple change to my logic to fix an initial condition bug, suddenly my timing becomes impossible to meet. It turns o...