How to use MACRO on altera modelsim

I add a MACRO on Setting-compiler setting-Verilog HDL input, and it works. But when I run RTL sim by altera modelsim, it seem that it don't use the MACRO. What is the right way to use MACRO on alter...