Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

How to use a module or interface instance in an interface?

Hello,every one! I have some problem in using interface of SystemVerilog: I have a predefined module and interface, and I want to use them in another interface. The example code of module in int...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

I've noticed that no vendor of FPGAs implements all the features of Verilog/VHDL, at least for the newer versions. Why are features added to languages if the vendors decide not to implement them? Should these language definitions be scaled back to something that all FPGA vendors agree to implement? Are abstraction features from computer science really all that useful for hardware design?