Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

How to specify timing constraints between 2 memory ports

I have a design with 2 memory read ports (M1 and M2) connected as follows M1 ---> combinational-gates----> M2 i.e. M1's data out feeds the address of M2. M1 and M2 are clocked by the ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

My interpretation of post# 3 is that M1 and M2 have the same frequency but they're phase shifted.

So, "-divide_by X -phase Y" for M1 and "-divide_by X -phase Z" for M2.