How to specify the 'Optimization Technique' in my System Verilog source code.

Hello, I would like to specify which 'Optimization Technique' to be used for specific .sv modules in my code. I've tried: /* synthesis CYCLONEII_OPTIMIZATION_TECHNIQUE = "SPEED" */ But ...