Forum Discussion
Altera_Forum
Honored Contributor
15 years agoHi, everyone!
Now, I have run into the problem that below for 2 days: --- Quote Start --- Error: Can't synthesize current design -- design does not contain any logic --- Quote End --- But the project has two files, one is testbench, and another is real source code. Why does such problem that there are no logic happen ? What setting or/and source code is wrong ? Plz tell me what perhaps is! Thx! --- Quote Start --- module hogege; reg sw1, sw2; // ??????????? wire led; // ?????? nandtest nandtest1 (sw1, sw2, led); // ????????? initial // ???? begin sw1<= 0; sw2 <= 0; # 5 sw2 <= 1; end always begin # 10 sw1 <= ~sw1; end always begin # 16 sw2 <= ~sw2; end initial $monitor($stime, " sw1=%b sw2=%b led=%b", sw1, sw2, led); endmodule --- Quote End --- --- Quote Start --- `timescale 1ns / 1ps module nandtest(input sw1, sw2, output led); assign led = ~(sw1 & sw2); // ?????????????????? endmodule --- Quote End ---