Forum Discussion
Altera_Forum
Honored Contributor
8 years agoNOT port still not implemented and no warnings! this is puzzling me..
I did from settings> "Remove redundant logic cells" , "off" "Ignore LCELL buffers", "off" "PowerPlay optimization", "off" How do I specify not to optimize the logic in block design file ? Thanks!