Forum Discussion
Altera_Forum
Honored Contributor
8 years agoHave you checked the design to make sure it was as expected? Quartus may have optimised the design and removed some of the components you were expecting.
Why are you trying to delay signals using LCELL though? using logic for delays is very unreliable.