MahdiOccasional Contributor4 years agoSolvedHow to reduce IC delay? Useful resources Hello, I have some basic questions: My design includes a NIOS and an accelerator that is designed by myself. I designed a custom instruction to connect the accelerator and NIOS together. The cus...Show Moreimage1.png89 KBimage.png456 KBEBERLAZARE_I_Intel4 years agoHi,Do you require further assistances?
Recent DiscussionsMailbox Client IP - SEND_CERTIFICATE command through FPGA fabricQuartus did not startQuartusPro25.3 STA Erroragilex7 ram back-annotationQuartus crashes on long carry chain in Agilex 5 FPGAs