Forum Discussion

Occasional Contributor

4 years ago

Solved

How to reduce IC delay? Useful resources

Hello, I have some basic questions: My design includes a NIOS and an accelerator that is designed by myself. I designed a custom instruction to connect the accelerator and NIOS together. The cus...

EBERLAZARE_I_Intel
4 years ago
Hi,

Do you require further assistances?

EBERLAZARE_I_Intel

Regular Contributor

4 years ago

Hi,

It seems you are facing issue with the timing, you can refer below to learn on Timing Closure:

https://www.intel.com/content/www/us/en/docs/programmable/683769/17-1/step-4-close-timing-on-your-design.html

Forum Discussion

How to reduce IC delay? Useful resources

Recent Discussions

Timing analysis - long combinational path

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer

Duplicate_hierarchy_depth / duplicate_register

Automatically added negative node for TDS output doesn't work with Agilex 5

Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG