Altera_ForumHonored Contributor8 years agohow to map many ports to a vector/array ? Hi All, I have an entiry with a lot of ports. I'd like to map these ports to a vector/array. example: Ports: bit_000_0 : in std_logic; bit_000_1 : in std_logic; bit_000_2 : in ...Show More
Altera_ForumHonored Contributor8 years agoConcatenation: vec(4 downto 0) <= bit_000_4 & bit_000_3 & bit_000_2 & bit_000_1 & bit_000_0
Recent Discussionsstarting to learn FPGAsqsys-generate outputs Info as ErrorTiming analysis - long combinational pathQuartus Prime Lite 25.1 License Error - "Unable to checkout a license" (SALT_LICENSE_SERVER)Regarding the issue of UFM not starting