How to make some verilog codes invisible in a Quartus project?

I want to protect several critical and quite difficult-designed verilog code segments in a FPGA project, based on Quartus II 15.0 platform. Unfortunately, I don't know how to make them invisible in Q...