Forum Discussion

Honored Contributor

7 years ago

How to make some verilog codes invisible in a Quartus project?

I want to protect several critical and quite difficult-designed verilog code segments in a FPGA project, based on Quartus II 15.0 platform. Unfortunately, I don't know how to make them invisible in Q...

Altera_Forum

Honored Contributor

7 years ago

Well, Altera tools do not provide encryption/decryption functionality. The only way you can "hide" source code is to provide the other users with a netlist view of the modules that you wanna share. They can import and use these netlists in their designs. Have a look at the following link for more information.

https://www.altera.com/support/support-resources/knowledge-base/solutions/rd10172006_472.html

Forum Discussion

How to make some verilog codes invisible in a Quartus project?

Recent Discussions

Timing analysis - long combinational path

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer

Duplicate_hierarchy_depth / duplicate_register

Automatically added negative node for TDS output doesn't work with Agilex 5

Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG