how to implement a simple SERDES in VHDL?

Hi,

I have a serial datastream and a DDR clock. I want to deserialize it to 12 bit parallel data and one clock, single edge.

Is there anybody that can help me with it? Is there a design example? I use a Cyclone V.

Thanks!