How to handle multiple files with the same name?

Question

Hello,How to handle multiple RTL files (Verilog) with the same name?Actually I receive deliveries from different sources, which use the same file names and module names in their designs (but context of the files are different).So, how to handle this situation? Could the files be compiled to the different libraries since they belong to the different units (but within the same project)? How to do so?Thanks!

richardt_altera · Answer

Quartus can't handle multiple RTL files with the same name unfortunately. It requires that the name to be distinct for each library. Reference: Ensure Distinct VHDL Namespace for Each Library.

Forum Discussion

How to handle multiple files with the same name?

1 Reply

Recent Discussions

Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG

Is Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?

Timing analysis - long combinational path

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer

Duplicate_hierarchy_depth / duplicate_register