How to generate two non overlapping clock signals from single clock?

if the clock is that slow (<2Mhz) , it might just be easier to use some much faster system clock (like 50Mhz) and sample both the clock and data lines. Wait for a rising edge edge of either clock and just sample the data bus.