How to generate two non overlapping clock signals from single clock?

In a design I'd like to use both edges of an external clock signal (EXT_CLK). No other clock signals are available. Now the question: Is it possible to generate two signals CLK1 == EXT_C...