How to find Fmax of my design??

please i am really need your help. i did the follwoing vhdl design: library ieee; use ieee.std_logic_unsigned.all; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; entity...