--- Quote Start ---
There are several issues here:
1. You have not really used the proper template for registered logic.
2. Synthesis ignores sensitivity lists, simulation does not. The synthesis is generating flag purely from async logic, whereas in your simulation flag can only change when clock or enable change. To match the two behaviours, you either need to add sCntVal to the sensitivity list (or if you use VHDL 2008 you can use process(all) ) or synchronise all of your code.
3. If you follow standard practice, and proper templates, Modelsim behaviour will always match real hardware.
--- Quote End ---
Thank you. Good answer... By templates, you mean those that Altera provide from the
quartus text editor ? Are there more templates than those available from the
insert template ?
Honored Contributor
