Forum Discussion
Altera_Forum
Honored Contributor
8 years ago --- Quote Start --- your flag logic is outside clk edge. your sensitivity list does not cover it. your enable may be starts differently. --- Quote End --- Yes I know. But why is there discrepancy between simulating VHO and VHDL ? Is there some settings/scripts that will ensure the same behaviour ?