How to design a single processor in verilog?

I'm having trouble doing homework verilog Altera: design a simple processor (lab9-&10). I do not know how to design it? Please help me!!!