How to define clock generated by the other clock?

In this case HDL means VHDL or Verilog.

I assume that the circuit can be described with schematic entry, too. I just said, I don't know how you instruct Quartus not to remove redundant logic cells.

I see that you can use a lcell logic symbol. Shown with only 4 logic cells. You need at least 30.