How to deal with glitch free clock switch when use auto gated clock conversion?

I get an ASIC design which contains many glitch free clock switch as follows picture. When I use auto gated clock conversion option, tool said that it's an unsupported cascaded clock so that tool can...