Forum Discussion
2 Replies
- Altera_Forum
Honored Contributor
I assume you're talking about VHDL?
The easiest was is direct instantiation.my_instance : entity my_library.my_entity generic map ( ... ) port map ( ... ); - Altera_Forum
Honored Contributor
thank you very much..........