How to create a neg-edge Write pulse, from a pos-edge Write pulse?

I have a active-high signal that transitions on the positive edge of its clock when it has data ready to be written to memory. I also have ram memory (uses same clock) but expects the write ...