How to constraint a clock output

Hi, we're evaluating an FPGA design with an AD7961. Analog Devices has an evaluation board where they generated a 100-MHz gated clock from an FPGA. This 100-MHz FPGA gated clock is re-transmitted...