How to constrain Jtag signals of Cyclone 4 FPGA?

I constrained all I/Os of my FPGA Cyclone 4 device. But still it shows unconstrained path for jtag signals:- altera_reserved_tdi,altera_reserved_tdo,altera_reserved_tms,altera_reserved_tck. Can I ...