Altera_ForumHonored Contributor9 years agoHow to constrain HPS I2C Bus? Hi My design uses a Cyclone 5 FPGA with an HPS that connects I2C Bus 1 SCL and SDA to external pins that connect to an RTC (Real Time Clock) chip with an I2C Bus interface. The HPS software can...Show More
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG