Altera_ForumHonored Contributor13 years agoHow to configure when generate JIC file There are two same FPGA in my JTAG chain, and these two FPGA will be configured with same configuration file. Iwant to download the EPCS device using JTAG, so i generate a JIC configurat...Show More未命名.jpg105 KB
Altera_ForumHonored Contributor13 years agoHello Jerry, Good to know, that this configuration (SFL with multiple FPGA) works. rank
Recent DiscussionsQuartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SGhow to reduce clock skew between synchronous clockjtagserver.exe causing BSOD together with ftdi driverSolvedQuartus - Users getting license Notification with new license appliedQuartus 13.1 including Signal Tap License