Forum Discussion
Altera_Forum
Honored Contributor
17 years agoIf your files "h_adder.vhd" and "or_2.vhd" contain components then, as FvM says, they cannot be included in a package.
You cannot use a package to specify connections between components, you must use a VHDL source file component