How to avoid glitch in combinational logic?

--- Quote Start ---

You have two glitch cases;

2) Reset.

If the reset signal routes to the asynchronous reset port on a register, then you must synchronize that signal to the clock used by the register to ensure that the reset recovery/removal timing of the register is met.

In the case of your reset logic input signals coming from arbitrary sources, a single flip-flip (register) to eliminate glitches is not sufficient, you need to use at least two layers of registers, and the clock input to those registers needs to be the same clock as used by the registers it is resetting. If you have multiple clock domains, then you need multiple reset synchronizers.

Cheers,

Dave

--- Quote End ---

Thanks, Dave. It is very helpful. But I can figure out why a single flip-flip (register) to eliminate glitches is not sufficient but two series connected flip-flop will works. If the first ff is violated by metastable，how can the second ff get the right state?

Thanks!