How to assign a dual-region clock network in assignment editor?

Hi, I got Cyclone V SoC design with a parallel port split into two different regional clock networks. This port is driven by a PLL clock and I would like to force the PLL to use a regional clock net...