How should I write Verilog to describe DDR?

I have a design, which I need make the data is launched by double data rate (DDR). In this case, should I write the Verilog like this ? : always @(posedge clk or negedge clk) begin output <...