Forum Discussion
DNguy4
Occasional Contributor
Occasional ContributorHow Quartus route clock after pll?
Hi, If i have the same clock going to two registers, Quartus will ensure that the clock arrives at these two registers at the same time for synchronous design. If I have two clocks with the same fr...
DNguy4Occasional Contributor
Occasional ContributorThank you JwChin. To synch those clocks, the only option is the max/min skew in the constrain, right?
